Semiconductor device fabricating method, plasma processing system and storage medium

ABSTRACT

To provide a manufacturing method for semiconductor manufacturing device that can suppress the development of striations when forming holes by etching an etch target film composed of an inorganic insulating film, a first sacrifice film stacked on this insulating film and having components different from those of the insulating film, a second sacrifice film formed of an inorganic insulating film, whereon a pattern for forming grooves for wiring embedment on the insulating film is formed.  
     In a substrate including a photoresist film, wherein a pattern for forming holes for embedding the wiring material on the upper layer of the above etch target film, a thickness of the above organic layer is greater than a thickness of an etch target layer composed of the above insulating film, the above first sacrifice film and the above second sacrifice film, a mixed gas containing CF 4  gas and CHF 3  gas is converted into plasma, and the etch target layer is etched by using the plasma.

TECHNICAL FIELD

The present invention relates to a method of manufacturing a semiconductor device including a step of etching etch target films, a plasma processing apparatus, and a storage medium containing computer program for carrying out the above method.

BACKGROUND ART

As a process for forming a wiring pattern in a semiconductor device, there has been known a dual damascene process for forming grooves (also called “trenches”) for embedding wirings of nth level and via holes for embedding electrodes connecting the wirings of the nth level and wirings n−1st level by a series of process steps, and embeds a wiring metal such as copper into these recesses, thereby to form the wirings and the electrodes at the same time.

With the miniturization of circuit patterns, there has been proposed a process that employs a three-layered resist including a photomask, an SOG film (i.e., an SiO₂ film formed by a spin coating process) and an organic film which are stacked in that order; forms holes, corresponding to via holes, in an interlayer insulating film in which the above organic film is filled, and utilizes the organic film as a mask to form trenches, and then removes the organic film to form recesses including the trenches and the via holes.

In the above method however, a spin coating process is employed in order to form each of the photomask, the SOG film and the organic film and, during formation of such a coating film by the spin coating process, a large amount of a coating liquid containing a raw material of the coating film is supplied to a rotating substrate, and a considerably large part of the supplied coating liquid is spun off due to centrifugal force and spreads around the substrate. Thus, the foregoing process is costly and the throughput thereof is low, since a large number of process steps are necessary.

Thus, in order to solve the above problem, the use of a layered structure 1 having a constitution shown in FIG. 6 is considered. In this case, though the following will be described again in detail in the description of the embodiments of the invention, holes 10 are firstly formed by etching an SiO₂ (silicon oxide) film 14, i.e., interlayer insulating film, via films from an antireflective film 17 to an SiN film 15 by using a resist pattern 18 a formed in a photoresist (PR) film (hereinafter referred to as the resist film) as a mask. Next, the holes 10 are extended into an underlying organic film 13; then the pattern of the SiO₂ film 16 is transferred to an SiN (silicon nitride) film 15; and then trenches are formed in the SiO₂ film 14, and concurrently, holes are formed in an SiOCH film (low-dielectric constant film) 12 by using the SiN film 15 as a mask, thereby to form trenches and via holes.

The above method is advantageous in that it costs lower, and in that the number of the process steps is smaller and thus the throughput is higher, as compared with the foregoing method using three-layered resist. When performing this method however, it is preferable to etch the layered films from the antireflective film 17 to the SiO₂ film 14 in one process step to form the holes 10, however, if such an etching process is performed, strongly etched areas appear in the hole locally with respect to the circumferential direction thereof, which is called striation (vertical steak). FIG. 7(a) shows the upper surface of the layered structure 1 after etching the SiO₂ film 14, and FIG. 7(b) is a cross-sectional view of a part of the layered structure 1. In these figures, 10 a designates the striation. The development of striations is resulted from the fact that the etch rates of the resist film 18, the antireflective film 17, the SiO₂ films 14, 16 and the SiN film 15 by the etching gas converted into plasma are different from each other.

That is, as shown in FIGS. 8(a) and 8(b), as etching of the SiO₂ film 14 progresses, the films are etched so that the diameter of the hole increases in such a manner that the diameter of the hole is wider according to the proximity to the upper end of the hole, and, if etch selectivity between the films exists (if the difference in etch rates between adjacent films is large), the hole diameter increasing rates of adjacent films are different from one another and thus a level difference is formed at the interface between the adjacent films. In addition, although the thickness of each film is specified by the specification of the semiconductor device, the actual film thickness is not completely uniform, as a result, the hole diameter increasing rate is different in different circumferential areas of the hole, and thus the size of the level difference between adjacent films is different in different circumferential areas of the hole, accordingly, the films above the SiO₂ film 14 are locally etched strongly so that the shape of the holes in the films above the SiO₂ film 14 is distorted, and the distorted shape of the hole in the film overlying the SiO₂ film 14 is transferred to the SiO₂ film 14, whereby the striations are developed.

Furthermore, the lithography process is performed such that the pattern for the SiO₂ film 16 and the pattern for the SiO₂ film 14 are aligned, however, misalignment may possibly occur, if miniturization of the pattern further progresses in the future, some degree of misalignment cannot be avoided, and, in a case where the line width of the pattern for the SiO₂ film 16 is close to that for the resist film 18, misalignment is likely to occur. In this case, as the pattern for the SiO₂ film 16 and that for the resist film 18 partially overlaps, the SiO₂ film 16 partially exposed at a part of the circumference of the hole when etching the antireflective film 16, as shown in FIG. 9 and, as a result, non-uniformity of the etch amount of the sidewall of the hole is increased, and thus the striations are more likely to be developed.

Accordingly, the aforementioned problem should be solved to conduct the foregoing dual damascene process at a low cost.

Patent document 1 discloses that a mixed gas of CF₄ gas and O₂ gas may be used for concurrently etching a resist film and an underlying SiO₂ interlayer insulating film at the essentially the same etch rate, however, this is not a motivation to select a gas for etching a laminated structure including an inorganic sacrifice film at a rush.

[Patent document 1] Japanese Patent Laid-Open Pub. No. 243978/2005 (Paragraph 0025)

DISCLOSURE OF THE INVENTION PROBLEMS TO BE SOLVED BY THE INVENTION

The object of the present invention is to provide a method of manufacturing a semiconductor device that is capable of preventing development of striations, when forming holes for wiring embedment by etching an etch target film composed of: an inorganic insulating film; a first inorganic sacrifice film stacked on this insulating film and having components different from those of the inorganic insulating film; a second sacrifice film composed of an inorganic insulating film, whereon a pattern for forming grooves for wiring embedment is formed on the insulating film.

MEANS FOR SOLVING THE PROBLEMS

The method of manufacturing a semiconductor device according to the present invention manufactures a semiconductor device by using a substrate including: an inorganic insulating film; a first inorganic sacrifice film stacked on the inorganic insulating film and having components different from those of the inorganic insulating film; a second sacrifice film stacked on this first inorganic sacrifice film, whereon a pattern for forming grooves for embedding a wiring material in the above insulating film is formed; and an organic layer including a photoresist, whereon a pattern for forming holes for embedding the wiring material is formed, wherein a thickness of the above organic layer is greater than a thickness of an etch target layer composed of the above first sacrifice film and the above second sacrifice film, said method being characterized in comprising the steps of; converting a mixed gas containing, CF₄ gas and CHF₃ gas into plasma; and etching the etch target layer by using the plasma.

The second sacrifice film may be, for example, a silicon oxide film. Further, the method further comprises a step of depositing, before etching the etch target layer, a deposit on sidewalls of holes formed in the photoresist film, by using plasma generated by converting a mixed gas containing a CF-series gas and CH_(x)F_(y) gas (x and y are natural numbers wherein their sum is four), thereby reducing opening size of the holes.

The plasma processing apparatus according to the present invention performs a plasma process to a substrate, the substrate being provided with: an inorganic insulating film; a first sacrifice film stacked on the inorganic insulating film and having components different from those of the inorganic insulating film; a second sacrifice film stacked on the first inorganic sacrifice film, whereon a pattern for forming grooves for embedding a wiring material on the above insulating film; and an organic film including a photoresist film, whereon a pattern for forming holes for embedding the wiring material is formed, wherein a thickness of the organic layer is greater than a thickness of an etch target layer composed of the inorganic insulating film, the first sacrifice film and the second sacrifice film, the apparatus being characterized by comprising: a processing chamber provided therein with a table on which the substrate is to be placed; means for supplying a mixed gas containing CF₄ gas and CHF₃ gas for etching the etch target layer into the processing chamber; evacuating means for evacuating the above processing chamber; and means for converting a gas in the above processing chamber into plasma.

The above apparatus may comprise: means for supplying a mixed gas containing a CF-series gas and CH_(x)F_(y) gas (x and y are natural numbers wherein their sum is four) into the processing chamber; and a control unit that controls the respective means such that, after the above substrate is placed on the table, before etching the etch target layer, the mixed gas containing a CF-series gas and CH_(x)F_(y) gas is converted into plasma, and a polymer layer is deposited on sidewalls of holes formed in the photoresist to reduce opening size of the holes. In the foregoing apparatus and method, a CF₄ and CHF₃ flow rate ratio is preferably in a range of 0.5:1.5 to 1.5:0.5, and the mixed gas may include oxygen gas. Further, for example, the above organic layer may include an antireflective film stacked under the photoresist film, the pattern may be formed in the photoresist film, and further, the above first sacrifice film may be, for example, a silicon nitride film.

The storage medium according to the present invention stores a computer program for performing plasma processing on substrates placed in the processing chamber, wherein, the above computer program comprises the steps to perform the method of manufacturing a semiconductor device described above.

ADVANTAGES OF THE INVENTION

In the method of manufacturing a semiconductor device according to the present invention, the layered structure, which is composed of etch target films comprising a first sacrifice film, a second sacrifice film and inorganic insulating film, and a layered structure formed on the upper layer of the etch target films, which is composed of organic film with a pattern formed are etched in a so-called selectivity-less manner to form the holes. Thus, since films are not different from each other with respect to the etching gas, formation of level differences between adjacent films can be suppressed, and resultantly, development of striations can be suppressed. By applying the foregoing method to a dual damascene process which is one of the processes for semiconductor device manufacturing, since the via holes passing the above hole through interlayer insulating films can be made, the whole dual damascene process can be performed at a lower cost and a higher throughput as compared with a process where a plurality of films are coated in a multilayered manner.

BEST MODE FOR CARRYING OUT THE INVENTION

An example of a plasma processing apparatus that may be used for a method of manufacturing a semiconductor device according to the present invention will be described below with reference to FIG. 1. A plasma processing apparatus 2 shown in FIG. 1 is provided with: a processing chamber 21 wherein the surfaces thereof are subjected to alumite treatment and the interior thereof is, for example, a sealed space; a table 3, disposed in the processing chamber 21 on the center of the bottom of the processing chamber 21; and an upper electrode 4 disposed above the table 3 to oppose said table 3.

The above processing chamber 21 is electrically grounded and further, an evacuating apparatus 23 is connected through a pipeline 24 to an exhaust port 22 formed in the bottom of the processing chamber 21. This evacuating apparatus 23 includes a pressure adjusting unit (not shown), which receives control signals sent from a control unit 100 and evacuates the interior of the processing chamber 21, so that the interior of the processing chamber 21 is maintained at a predetermined degree of vacuum. The control unit 100 will be described later. In addition, in FIG. 1, reference numeral 25 designates a transfer port for a wafer W, i.e., a substrate, formed in a sidewall of the processing chamber 21, and this transfer port 25 is constructed so as to be opened and closed by means of a gate valve 26.

The table 3 is composed of a lower electrode 31 and a support member 32 supporting the lower electrode 31 from below, and is disposed on the bottom of the processing chamber 21 via an insulating member 33. An electrostatic chuck 34 is provided in an upper part of the table 3, and the wafer W is held on the table 3 via the electrostatic chuck 34. The electrostatic chuck 34 is composed of an insulating material, and an electrode plate 36 connected to a high-voltage direct-current power source 35 is provided in the electrostatic chuck 34. Said high-voltage direct-current power source 35 applies a voltage to the electrode plate 36 to generate electrostatic charge on the surface of the electrostatic chuck 34, and resultantly, said electrostatic chuck can electrostatically clamps the wafer W placed thereon. Through-holes 34 a are provided in the electrostatic chuck 34 to discharge a backside gas, which will be described later, into a space above the electrostatic chuck 34.

A cooling medium passage 37, through which a predetermined cooling medium (e.g., a fluorine-series fluid or water, which is known in the art) flows, is formed in the table 3, and the cooling medium flows through the cooling medium passage 37 to cool the table 3, and thus the wafer W placed on said table 3 is cooled down to a predetermined temperature via the table 3. A temperature sensor (not shown) is attached to the lower electrode 31, and the temperature of the wafer W on the lower electrode 31 is always monitored by said temperature sensor.

Further, a gas passage 38 is formed in the table 3 to supply a heat conductive gas, such as helium (He) gas, as a backside gas, and said gas passage 38 opens into the upper surface of the table 3 at a plurality of positions. These openings are communicated with through-holes 34 a provided in the electrostatic chuck 34 and, when the backside gas is supplied to the gas passage 38, said backside gas flows out into a space above the electrostatic chuck 34 through the through-holes 34. This backside gas uniformly diffuses into the gap between the electrostatic chuck 34 and the wafer W placed on the electrostatic chuck 34, thereby the thermal conductivity in the above gap is increased.

The above lower electrode 31 is electrically grounded through a highpass filter (HPF) 3 a and further, a high-frequency power source 31 a of, for example, 13.56 MHz is connected to the lower electrode 31 through a matching box 31 b. A focus ring 39 is arranged on the outer periphery of the lower electrode 31 so as to surround the electrostatic chuck 34, so that plasma is focused on the wafer W on the table 3 by said focus ring 39 when generating plasma.

The upper electrode 4 is formed in a hollow shape and a number of holes 41, which are, for example, evenly distributed, are formed in the lower surface of the upper electrode 4 to constitute a gas shower head. Further, a gas introducing pipe 42 is formed on the center of the upper wall of the upper electrode 4, and this gas introducing pipe 42 penetrates through the center of the top wall of the processing chamber 21. And, this gas introducing pipe 42 is branched, at its upstream portion, into a plurality of branch pipes, and the ends of branch pipes 42A through 42D are connected respectively to a CF₄ (carbon tetrafluoride) gas source 45A, a CH₂F₂ (difluoromethane) gas source 45B, a CHF₃ (trifluoromethane) gas source 45C and an O₂ (oxygen) gas source 45D which store respective processing gases to be supplied into the processing chamber 21, and, in addition, the ends of other branch pipes, not shown, are connected respectively to gas sources, not shown, which store respective processing gases for performing respective steps described later.

Valves 43A through 43D and flow control units 44A through 44D are sequentially provided on the branch pipes 42A through 42D in that order toward the upstream side thereof. Further, the not shown branch pipes are also respectively provided thereon with valves and flow control units, and the valves and the flow control units constitute a gas supply system 46. The gas supply system 46 controls the supply and the shutting-off of the supply of the processing gases and the flow rates of the processing gases from each gas source 45A through 45D, and not shown gas source according to control signals from the control unit 100.

The upper electrode 4 is electrically grounded through a lowpass filter (LPF) 47, and further, a high-frequency power source 4 a of a frequency higher than that of the high-frequency power source 31 a, for example 60 MHz, is connected to said upper electrode 4 through a matching box 4 b. In addition, although not shown, the high-frequency power sources 4 a and 31 a are connected through the control unit 100, the electric power supplied from the high-frequency power sources 4 a and 31 a to the electrodes 4 and 31 are controlled according to the control signals sent from the control unit 100.

The foregoing plasma processing apparatus 2 is configured so that, under the conditions where the processing chamber 21 is evacuated by means of the evacuating apparatus 23 and predetermined process gases are supplied from the respective processing gas sources 45A through 45D into the processing chamber 21 at respective flow rates, high-frequency power is applied to the upper electrode 4 and the lower electrode 31, respectively, the processing gases are converted into plasma (activated) in the processing chamber 21 by the high-frequency power applied to the upper electrode 4, and a bias potential of the wafer W is generated by the high-frequency voltage applied to the lower electrode 31 to draw ion species into the wafer W to enhance the verticality of the etch shape, whereby the wafer W placed on the table 3 is subjected to a predetermined etching process.

The plasma processing apparatus 2 is provided with the control unit 100, which may be a computer for example. The control unit 100 is provided with a data processing part composed of a program, a memory and a CPU, and the above program is configured with commands, so that, the control unit 100 sends control, signals to respective functional component parts of the plasma processing apparatus 2, make steps described below performed for forming etching pattern on wafer W. Additionally, for example, the memory has an area into which process parameters such as a process pressure, a process time, gas flow rates, electric powers and so on are written, these parameters are read out when CPU executes instructions of the program, and control signals based on these parameter values are sent to respective functional component parts of the plasma processing apparatus 2.

These programs (including a program relating to a display for inputting process parameters) are stored in a storage part 101, which is a storage medium consisting of a flexible disk, a compact disc, an MO (magnetooptic disc), and installed in the control unit 100.

Next, one embodiment of the semiconductor device manufacturing method according to the present invention employing the foregoing plasma processing apparatus 2 will be described with reference to FIGS. 2 and 3. This embodiment relates to a part of a dual damascene process that forms, in a wafer W having a multilayered structure, trenches, i.e., grooves, in upper layers of the wafer W and via holes connected to the trenches in lower layers of the wafer W by performing series of process steps.

First, the gate valve 26 is opened, and a wafer W, i.e., substrate, is transferred into the processing chamber 21 by means of a transfer mechanism, not shown. After the wafer W is placed horizontally on the table 3, the transfer mechanism is withdrawn from the processing chamber 21, and the gate valve 26 is closed. Subsequently, the backside gas is supplied through the gas passage 38, so that the heat conductivity between the wafer W and the electrostatic chuck 34 is increased, thereby the wafer W is cooled down to a predetermined temperature.

Thereafter, the process steps will be executed, and description is made for the wafer W first. The wafer W is provided, on its front-face side, with a layered structure as shown in FIG. 2(a), and the layered structure includes an SiC (silicon carbide) film 51, an SiCOH film 52, an organic film 53, an SiO₂ film 54 which is an inorganic insulating film, an SiN film 55 which is a first sacrifice film, an SiO₂ film 56 which is a second sacrifice film, an antireflective film (ARC) 57 formed of an organic material, and a resist film 58, which are stacked in that order from below. In this example, the SiO₂ film 56 is a film that is formed by using TEOS (tetraethoxysilane) as a film-forming raw material, and, formed on the SiO₂ film 56 is a mask pattern 56 a, which is used for forming trenches 53 a, which are grooves into which a wiring material is to be embedded. A resist pattern 58 a, which may comprise circular openings, is formed in the resist film 58 formed on the antireflective film 57. Further, the SiO₂ film 54 is formed through reaction of SiH₄ gas and O₂ gas. In addition, the SiO₂ film 54, the SiN film 55 and the SiO₂ film 56 are films to be etched, in other words, etch target films described in the claims.

The resist film 58 and the antireflective film 57 function as an etch mask when etching the SiO₂ film 56, the SiN film 55 and the SiO₂ film 54, which will be described later associated with process step 2, and the sum of the film thicknesses of the resist film 58 and the antireflective film 57 is greater than the sum of the film thicknesses of the SiO₂ film 56, the SiN film 55 and the SiO₂ film 54, for example, the thicknesses of the SiC film 51, the SiCOH film 52, the organic film 53, the SiO₂ film 54, the SiN film 55, the SiO₂ film 56, the antireflective film 57, and the resist film 58 are 40 nm, 150 nm, 100 nm, 150 nm, 50 nm, 50 nm, 60 nm and 220 nm, respectively.

Embodiment of Semiconductor Device Manufacturing Method According to the Present Invention

(Step 1: Opening size reduction in resist pattern 58 a)

The evacuating apparatus 23 evacuates the processing chamber 21 through the exhaust pipe 24 so that the interior of the processing chamber 21 is maintained at a predetermined pressure, e.g., 100 mT (0.13×10² Pa); and a mixed gas of CF₄ gas, which is a CF-series gas, and CH₂F₂ gas is supplied into the processing chamber 21. Subsequently, a high-frequency power is applied to the upper electrode 4 to convert the gas in the processing chamber 21 into plasma; and a high-frequency power is applied to the lower electrode 31 to draw the plasma thus generated into the wafer W. In this Step 1, as the process gas includes the CH₂F₂ gas, polymer components derived from active species originated from the CH₂F₂ gas deposit on the surface of the resist film 58 to form a polymer layer 59, thereby the size of the openings of the resist pattern 58 a is reduced (FIG. 2(a), 2(b)). Such width reduction of the resist pattern 58 a is carried out in order to reduce a CD (critical dimension) of the hole 50 (i.e., CD shrink) formed by the steps following this Step 1.

(Step 2: Formation of holes 50 in SiO₂ film 54)

The high-frequency power sources 4 a and 31 a are turned off to stop generating plasma, and the supply of the CF₄ gas and CH₂F₂ gas into the processing chamber 21 is stopped. The evacuating apparatus 23 evacuates the gas remaining in the processing chamber 21, and thereafter, a mixed gas of CF₄ gas, CHF₃ gas and O₂ gas are supplied into the processing chamber. This mixed gas may deem to be a selectivity-less gas, in other words, a gas whose etch rates (etching rate) of the resist film 58, the antireflective film 57, the SiO₂ films 54 and 56 and the SiN film 55 are substantially the same. In view of the experiment results, the term selectivity-less is considered to be such that, the ratio of each of the etch rates of the SiO₂ films 54, the SiN film 55 and the SiO₂ films 56 to the etch rate of the resist film 58 is in the range of 0.8 to 1.2.

As the above mixed gas is selectivity-less to all the films, the resist film 58, the antireflective film 57, the SiO₂ films 54 and 56 and the SiN film 55 are etched uniformly as if they were the same kind of film (FIGS. 2(c) and (d)). This etching process is continued until the organic film 53 is exposed, however, as the sum of the thicknesses of the resist film 58 and the antireflective film 57 is greater than the sum of the thicknesses of the SiO₂ films 54 and 56 and the SiN film 55, which are the etch target films, the antireflective film 57 remains after etching. The mixed gas for the etching process may be composed only of CF₄ gas and CHF₃ gas, and may be a mixed gas obtained by adding a diluent gas to CF₄ gas and CHF₃ gas, and, for example, O₂ gas may be used as the diluent gas in the foregoing embodiment.

(Step 3: Antireflective Film 57 Ashing and Organic Film 53 Etching)

The following process steps are briefly described. After Step 2, O₂ gas is supplied into the processing chamber 21 and is converted into plasma, by using the plasma, the antireflective film 57 remaining on the SiO₂ film 56 and the SiN film 55 after Step 2 is ashed, and the organic film 53 is etched, and the organic film 53 is etched by using the SiN film 55 as an etch mask whereby holes are formed in the organic film 53 (FIG. 2(e)).

(Step 4: SiO₂ Film 54 Etching)

Thereafter, the SiN film 55 is etched by using the SiO₂ film 56 as a mask (FIG. 2(f)). The process may be performed by using plasma originating from a mixed gas of CH₂F₂ gas, Ar gas, O₂ gas and CF₄ gas.

(Step 5: SiO₂ Film 54 and SiCOH Film 52 Etching, and SiO₂ Film 56 Removal)

Thereafter, the SiO₂ film 54 and the SiCOH film 52 are etched by using the SiN film 55 as a mask. This process may be performed by using plasma originating from a mixed gas of C₅F₈ gas, Ar gas and O₂ gas, and at the same time the SiO₂ film 56 is also etched by the plasma to be removed (FIG. 3(a)).

(Step 6: SiC Film 51 Etching, SiN Film 55 Removal, and Organic Film 53 Etching)

Further, the SiN film 55 is etched to be removed; the SiC film 51 is etched to extend the holes 50 downwardly to complete via holes 50 a; and the organic film 53 is etched by using the SiO₂ film 54 as an etch mask to complete grooves for wiring embedment (trenches) 53 a. Thus, via hole 50 a and trench 53 a for embedding a wiring material by a dual damascene process are formed (FIG. 3(b)).

In the foregoing embodiment, the layered structure, which is composed of etch target films comprising the SiO₂ films 54 and 56 and the SiN film 55 and an organic mask comprising the antireflective film 57 and the resist film 58, is etched in a selectivity-less manner to form the holes 50. Thus, since these resist film 58, antireflective film 57, SiO₂ films 54, 56 and SiN film 55 are not different from each other with respect to the etching gas including CF₄ gas and CHF₃ gas, formation of level differences between adjacent films can be suppressed, and resultantly, development of striations can be suppressed. By applying the foregoing method to a dual damascene process which is one of the processes for semiconductor device manufacturing, since the via holes 50 a passing through interlayer insulating films, i.e., the SiCOH film 52 and the SiC film 51, can be made, the whole dual damascene process can be performed at a lower cost and a higher throughput as compared to a process where a plurality of films are coated in multilayer by plural coating processes.

In addition, with the foregoing wafer W, the first sacrifice film 55 is an SiN film and the second sacrifice film 56 is an SiO₂ film, however, they are not limited thereto, for example, the first sacrifice layer may be formed of SiCN, SiC or TiN, and further, the second sacrifice layer may be formed of SiOC, SiCOH, SiCONH. Further, the inorganic insulating film included in the etch target films underlying the first sacrifice film, is not limited to an SiO₂ film, but may be SiOC, SiCOH or SiCONH, for example.

EXAMPLES Experimental Example 1 Example 1-1

In Example 1-1, wafers W each having the layered structure described in connection with the foregoing embodiment were subjected to Step 1 that forms a polymer layer 59 covering a resist pattern 58 a to reduce the size of the openings in a resist pattern 58 a, by using a plasma processing apparatus 2 having the essentially the same structure as described in the foregoing embodiment. The process conditions in this Step 1 were as follows.

(Step 1: Reduction of the Size of the Openings in a Resist Pattern 58 a)

Pressure in Processing Chamber 21: 100 mT (0.13×10² Pa)

Electric Power Supplied to Upper Electrode 4: 500 W

Electric Power Supplied to Lower Electrode 31: 400 W

CF₄ gas Flow Rate: 150 sccm

CH₂F₂ gas Flow Rate: 15 sccm

Process Time: 40 sec.

Part of the wafers W, which had been subjected to Step 1, was subjected to Step 2 shown in the embodiment. Conditions in Step 2 were as follows:

(Step 2: Formation of Hole 50 in an SiO₂ Film 54)

CF₄ gas Flow Rate: 100 sccm

CHF₃ gas Flow Rate: 100 sccm

O₂ gas Flow Rate: 10 sccm

Process Time: 125 sec.

Note that the pressure in the processing vessel 21, the electric power supplied to the upper electrode 4, and the electric power supplied to the lower electrode 31 were set to be the same as those in Step 1.

Vertically broken-out sections of non-processed wafers W and wafers W which had been subjected to Step 1 but not subjected to Step 2 were subjected to observation, and the result is schematically shown in FIGS. 4(a) and (b), respectively. It was confirmed that the size of the openings in the resist pattern 58 a of wafer W which were subjected to Step 1 was reduced as compared with those in the resist pattern 58 a in the non-processed wafer W.

Subsequently, the center portion and the peripheral portion of the upper surface of a wafer W that had been subjected to Step 2 were subjected to microscopic observation, then, both the holes 50 in the center portion and the holes 50 in the peripheral portion of the wafer W were opened in a substantially circular shape, and no striations are developed in the holes 50 (see FIG. 5(a)). Furthermore, after the observation of the holes 50, part of an antireflective film 57 which had not been etched and thus was remaining on the wafer W after Step 2 were ashed to be completely removed thereby to expose the SiO₂ film 56, by a plasma process that uses plasma generated by converting O₂ gas supplied into the processing chamber 21 of the plasma processing apparatus 2. After this ashing process, the center portion and the peripheral portion of the upper surface of the wafer W were subjected to microscopic observation, and it was found that the open ends of the holes 50 both in the center portion and the peripheral portion were have a substantially circular shape, and that no striations were developed in the holes 50. Thus, it was confirmed that development of striation in the holes 50 can be prevented according to the execution of the aforementioned steps proving the advantages of the present invention.

Example 2 Example 2-1

In Example 2-1, wafers W were processed in the same way as Step 1 of Example 1-1 to reduce the size of the openings in the resist pattern 58 a. Subsequently, as step 2A, holes 50 were formed in an SiO₂ film 54 under almost the same process conditions as those of Step 2 in Example 1-1. In Step 2A, O₂ gas was not supplied into the processing chamber 21 and thus the wafers W were processed by using a mixed gas composed only of CF₄ gas and CHF₃ gas. The process conditions in Step 2A of Example 2-1 were as shown below. In addition, in Example 2-1 and also in Comparative Example 2-1 to 2-3 and Example 3, the process conditions in Step 1 were the same as those in Step 1 of Example 1-1.

(Step 2A)

CF₄ gas Flow Rate: 150 sccm

CHF₃ gas Flow Rate: 15 sccm

Process Time: 131 sec.

The other process conditions were set to the same as those in Step 1 shown above. After the end of the etching process in Step 2A above, holes 50 are subjected to observation in the same way as that of Example 1-1, and it was found that the open ends of holes 50 are substantially circular, and no striations were developed in the holes 50.

Comparative Example 2-1

In Comparative Example 2-1, after Step 1, wafers W were subjected to an etching process under the same process conditions as those in Step 2A of Example 2-1, except that the process time was 44 sec, and thereafter, as step 3A, wafers W were subjected to an etching process by using plasma generated by converting a mixed gas composed of C₅F₈ gas, CH₂F₂ gas, Ar gas and O₂ gas. The process conditions of the step 3A were as shown below.

(Step 3A)

Pressure in Processing Chamber 21: 30 mT (0.04×10² Pa)

Electric Power Supplied to Upper Electrode 4: 1000 W

Electric Power Supplied to Lower Electrode 31: 2300 W

C₅F₈ gas Flow Rate: 13 sccm

CH₂F₂ gas Flow Rate: 10 sccm

Ar gas Flow Rate: 400 sccm

O₂ gas Flow Rate: 25 sccm

Process Time: 30 sec.

After completion of Step 3A, holes 50 were subjected to observation in the same way as that Example 1-1, and it was found that striations were developed in the holes 50 as shown in FIG. 5(b). Thereafter, the antireflective film 57 was removed by an ashing process, the wafers W were subjected to observation again, and it was found that striations were also developed in the holes 50.

Comparative Example 2-2

In Comparative Example 2-2, the process conditions are the same as those in Comparative Example 2-1 except that the process time in Step 2A was 73 sec., and the process time of Step 3A was 15 sec. After completion of step 3A, the holes 50 were subjected to observation, and it was found that striations were developed in the holes 50.

Comparative Example 2-3

In Comparative Example 2-3, wafers W were subjected to a process of reducing the size of the openings in the resist pattern 58 under the same process conditions as those in Step 1 of Example 1-1, and then were subjected to a process under the same process conditions as those in Step 2A except that the process time is 90 sec, and thereafter, as step 3B, etching process were performed by using plasma generated by converting a mixed gas composed of C₅F₈ gas, Ar gas and O₂ gas, supplied into the processing chamber 21, thereby holes 50 were formed in the SiO₂ film 54. The process conditions in step 3B were as shown below.

(Step 3B)

Pressure in Processing Chamber 21: 50 mT (0.67×10² Pa)

Electric Power Supplied to Upper Electrode 4: 500 W

Electric Power Supplied to Lower Electrode 31: 2500 W

C₅F₈ gas Flow Rate: 10 sccm

Ar gas Flow Rate: 1,400 sccm

O₂ gas Flow Rate: 10 sccm

Process Time: 30 sec.

After completion of Step 3B, holes 50 were observed in the same way as that in Comparative Example 2-1, and it was found that striations were developed in the holes 50.

According to the results of Example 2-1 and Comparative Examples 2-1 to 2-3, it was found that development of striations in the holes 50 can be prevented if the SiO₂ film 54 is etched by using a mixed gas containing CF₄ gas and CHF₃ gas consistently, while striations are formed if the above mixed gas is changed to another etching gas in the course of forming the holes 50. This is because the gas used in steps 3A and 3B has a high etch selectivity with respect to the films constituting the layered structure.

Experimental Example 3

In Experimental example 3, wafers W were subjected to a process which is the same as Step 1 in Example 1-1 already discussed, and thereafter the wafers W were subjected to processes which were substantially the same as Step 2 in Example 1-1 already discussed under CHF₃ gas flow rate set to 100 sccm, different CF₄ gas flow rates, O₂ gas flow rates and process times, respectively. In Example 3-1, the CF₄ gas flow rate was 150 sccm, the O₂ gas flow rate was 5 sccm, and the process time was 125 sec, in Example 3-2, the CF₄ gas flow rate was 100 sccm, the O₂ gas flow rate was 10 sccm, and the process time was 125 sec, and in Example 3-3, the CF₄ gas flow rate was 50 sccm, the O₂ gas flow rate was 15 sccm, and the process time was 120 sec.

After completion of the respective processes, the upper surfaces of the wafers W in Examples 3-1 to 3-3 were subjected to microscopic observation in the same way as in Example 2-1, and it was found that the openings of these holes 50 were circular, and no striations were developed therein. Thus, it was confirmed, from the results of these Examples 3-1 to 3-3, that advantageous effects of the present invention is achieved at least if CF₄ gas and CHF₃ gas flow rate ratio is within the range of 0.5:1.5 to 1.5:0.5. Among Examples 3-1 to 3-3, the shape of the holes 50 of Example 5-2 was best conformed to the resist pattern 58 a and was most favorable.

BRIEF DESCRIPTION OF THE DRAWINGS

[FIG. 1]

A vertical cross-sectional view schematically showing the structure of an etching apparatus used in an etching method in one example of the present invention.

[FIG. 2]

Illustrations for explaining process steps of the method in one example of the present invention.

[FIG. 3]

Illustrations for explaining process steps of the method in one example of the present invention.

[FIG. 4]

Illustrations for explaining formation of a polymer layer on a resist film in examples.

[FIG. 5]

Schematic top plan views of wafers on which holes are formed in the examples.

[FIG. 6]

A vertical cross-sectional view showing the constitution of a layered structure including etch target films and sacrifice films.

[FIG. 7]

Illustrations for explaining striations developed in a hole, which is formed by etching the above layered structure according to a conventional etching method.

[FIG. 8]

Illustrations for explaining how the above layered structure is etched.

[FIG. 9]

An illustration showing the constitution of the hole formed by etching the above layered structure.

DESCRIPTION OF THE REFERENCE NUMERALS

-   2 Plasma processing apparatus -   21 Processing chamber -   31 Lower electrode -   4 Upper electrode -   50 Hole -   54, 56 SiO₂ (silicon dioxide) films -   55 SiN (silicon nitride) film -   57 Antireflective film -   58 Resist film -   58 a Resist pattern 

1. A method of manufacturing a semiconductor device by using a substrate, said substrate including: an inorganic insulating film; a first inorganic sacrifice film stacked on this inorganic insulating film and having components different from those of the insulating film; a second inorganic insulating sacrifice film stacked on this first inorganic sacrifice film, whereon a pattern for forming grooves for embedding a wiring material on said insulating film is formed; and an organic layer including photoresist stacked on this second sacrifice film, whereon a pattern for forming holes for embedding the wiring material is formed, wherein a film thickness of said organic layer is greater than a thickness of an etch target film composed of said insulating film, said first sacrifice film and said second sacrifice film, said method being characterized in comprising the steps of: converting a mixed gas containing CF₄ gas and CHF₃ gas into plasma; and etching the etch target film by using the plasma.
 2. The method of manufacturing a semiconductor device according to claim 1, characterized in that a CF₄ gas and CHF₃ gas flow rate ratio is in a range of 0.5:1.5 to 1.5:0.5.
 3. The method of manufacturing a semiconductor device according to claim 1 or 2, characterized in that said mixed gas includes oxygen gas.
 4. The method of manufacturing a semiconductor device according any one of claims 1 through 3, characterized in that the organic layer further includes an antireflective film stacked under the photoresist, and the pattern is formed in the photoresist film.
 5. The method of manufacturing a semiconductor device according to any one of claims 1 through 4, characterized in that the first sacrifice film is a silicon nitride film.
 6. The method of manufacturing a semiconductor device according to any one of claims 1 through 5, characterized in that the second sacrifice film is a silicon oxide film.
 7. The method of manufacturing a semiconductor device according to any one of claims 1 through 6, characterized by further comprising the steps of: before etching said etch target film, a deposit is made adhere to sidewalls of holes formed in the photoresist, by using plasma generated by converting a mixed gas containing a CF-series gas and CH_(x)F_(y) gas (x and y are natural numbers wherein their sum is four), thereby reducing opening size of the holes.
 8. A plasma processing apparatus that performs a plasma process to a substrate, said substrate including: an inorganic insulating film; a first inorganic sacrifice film stacked on this inorganic insulating film and having components different from those of the insulating film; a second inorganic insulating sacrifice film stacked on this first inorganic sacrifice film, whereon a pattern for forming grooves for embedding a wiring material on said insulating film is formed; and an organic layer including a photoresist stacked on this second sacrifice film, whereon a pattern for forming holes for embedding the wiring material is formed, wherein a film thickness of said organic layer is greater than a thickness of an etch target film composed of said inorganic insulating film, said first sacrifice film and said second sacrifice film, said apparatus being characterized by comprising: a processing chamber provided therein with a table on which the substrate is to be placed; means for supplying a mixed gas containing CF₄ gas and CHF₃ gas for etching said etch target film into the processing chamber; evacuating means for evacuating said processing chamber; and means for converting a gas in said processing chamber into plasma.
 9. The plasma processing apparatus according to claim 8, characterized by further comprising: means for supplying a mixed gas containing a CF-series gas and CH_(x)F_(y) gas (x and y are natural numbers wherein their sum is four) into the processing chamber; and a control unit that controls the respective means such that, after the substrate is placed on the table, before etching the etch target layer, the mixed gas containing a CF-series gas and CH_(x)F_(y) gas is converted into plasma, and a deposit is made adhere to sidewalls of holes formed in the photoresist to reduce opening size of the holes.
 10. The plasma processing apparatus according to claim 8 or 9, characterized in that a CF₄ gas and CHF₃ gas flow rate ratio is in a range of 0.5:1.5 to 1.5:0.5.
 11. The plasma processing apparatus according to any one of claims 8 through 10, characterized in that said mixed gas includes oxygen gas.
 12. The plasma processing apparatus according to any one of claims 8 through 11, characterized in that said organic layer further includes an antireflective film stacked under the photoresist film, and the pattern is formed in the photoresist.
 13. The plasma processing apparatus according to any one of claims 8 through 12, characterized in that said first sacrifice film is a silicon nitride film.
 14. The plasma processing apparatus according to any one of claims 8 through 13, characterized in that said second sacrifice film is a silicon oxide film.
 15. A storage medium storing a computer program used in a plasma processing apparatus that performs plasma process to a substrate placed in a processing chamber, said control computer being characterized in comprising the steps so as to execute the method of manufacturing a semiconductor device according to any one of claims 1 through
 7. 